%FILENAME%
vtr-8.0.0-4-x86_64.pkg.tar.zst

%NAME%
vtr

%BASE%
vtr

%VERSION%
8.0.0-4

%DESC%
Verilog to Routing -- Open Source CAD Flow for FPGA Research

%CSIZE%
6525293

%ISIZE%
20454327

%MD5SUM%
b1c9e264e765bb9e496a87906ac243a5

%SHA256SUM%
9faba96d6ecb95d5e5af5e542690f0075d0bc57d1f046b13562de7f167e4792e

%PGPSIG%
iQIzBAABCAAdFiEEiJtevd1QWmg2IZANrx0hme8KPM8FAmeAOjAACgkQrx0hme8KPM/sShAA35ofaaPQSQJ1qi5xX0o3exCQdj39C90JGEk1Jima6yFU2nlrYDK0xaHhgu6oZn5ft2Gs117MxbhYh4l4YbjpkNUGPhefuXJbvxFRLNNDLvBB0wrolXuZNAMwHwT2/a6uErxPyCKHmRqyM7grKpAgImK3cMqUk8STDjJDAgPrY6dkNHUS038X5lKiqKZzl7neR7btHm6QViD3cAzF+HS3086sxZvOKOsVOSB/Z4VtyIXqSmSrnKdU6C9RGByhNdZad4X+Z0l7rgqK4igTXaPkUqpL2nI+cBoE3W0NSLQdNUjhJkyUs4kgBgDMHwBuiE4AbbuDtiR0cxph7GCLUZn2jlFkDvnReQVFlhzfAxMnaiyWHnq8ZxcyDmn5Xqjdj4k16DuF+3UjYuoGGtzNlf+XsEsXVd1Qk8p+5yAEluEtY37kKbX9vrgMXwFHVnFkrQfrPebKxn1TuC/Gg+QlieXuW/FroOYDg7HMrWjBYx1yp7LVODJoG9bLD+FYHqYhjgcZyVjQKJGOyojP0agotKWd6YNQziydjjf/gXtj80R0i9oU99KzbPijv5v7kn6Ray54tSx0oHSkx9vGl9MJHzgIuSgHb9BXS9CZvHqHN0CvyyM7S7QDbpOHDem0VRZdbR+t36tbe3jp9f0jKtwYnu6Ibp0n8FkYHNG3bwoBOJRQy0A=

%URL%
https://verilogtorouting.org

%LICENSE%
MIT

%ARCH%
x86_64

%BUILDDATE%
1637948324

%PACKAGER%
Antonio Rojas <arojas@archlinux.org>

%DEPENDS%
ctags
tbb

%MAKEDEPENDS%
cmake

