%FILENAME%
vtr-8.0.0-4-x86_64.pkg.tar.zst

%NAME%
vtr

%BASE%
vtr

%VERSION%
8.0.0-4

%DESC%
Verilog to Routing -- Open Source CAD Flow for FPGA Research

%CSIZE%
6525293

%ISIZE%
20454327

%MD5SUM%
b1c9e264e765bb9e496a87906ac243a5

%SHA256SUM%
9faba96d6ecb95d5e5af5e542690f0075d0bc57d1f046b13562de7f167e4792e

%PGPSIG%
iQIzBAABCAAdFiEEiJtevd1QWmg2IZANrx0hme8KPM8FAmYoEGYACgkQrx0hme8KPM+LWRAA1MVh5c/3AuYGdxyIxT4vwY1iW+DX7FR7Dq9MvzQa1FHjI4TcjaA+8935IL98agk18sL0M/gdWxmetIToRm3fsorYg23Tww6w/0n1GEQq/K2b1sBwF+gzAw2TPtLM1y+2Q19CZ55uW5iQTp6glIainlHfntzRY2HOXqR7uB9dpv9NgsQRpttQ9WXH8h7t0UmQ/wXMt0oR0w8JKCXyl3yPL4KT6QL0xfhuDKCV20tC5n97ZQJtTl78LViln5dJm0WHP/h4hoCE+EfW8YdJSi4CfzkRgS6mIgtDSNBWzun1mLoE1zbtqvqDLflOlGFW7j9ENekWxdR3cEdhxq3c/IKO1/Jnpbst8M9JyQXx3Cqhk7Q2J6PSVze/I64FiH9tZ2IQZhKbEgDpHYc5PDvNlXGWo7mDO2+9Ohvf1MKeipfh9oTHJGgszi3Vyiyc0Dj8jdyuCfvcEHRgYkQYQaPOzCRcbc7wQ5uPfYjX7DQUkI2eIg+L9F8t4F4Mi7FvPOvLWV9xcTsreDUn+HXMKnzBUGYbJSPl0usX8UgwbHZYdqy6BSB+OKjl8Ept/B38u0IJsvvMaUhsUc2Kc308wklJNDnCZS3/sRHxQZKOMQIXgV0wNMw/wh7vCBtLjiZCaPpyzk1lmZC1PnNcVb0VDLjZdmZAP9CxrVtLOMK+hL/0nAazhRk=

%URL%
https://verilogtorouting.org

%LICENSE%
MIT

%ARCH%
x86_64

%BUILDDATE%
1637948324

%PACKAGER%
Antonio Rojas <arojas@archlinux.org>

%DEPENDS%
ctags
tbb

%MAKEDEPENDS%
cmake

